Computer Archited Members: Ben Endara, Tianfang Guo, Faculty Mentor: Professor Mattan Erez April 29th, 2024

Abstract

Computer Architecture is sometimes difficult for students to visualize the effects of certain design decisions on the overall system. We wish to mitigate this issue in student learning by providing a tool to create these visualizations.

Design Problem

The goal of this project was to build an educational web-based tool for students taking Computer Architecture courses to assist them as they learn the material throughout the semester.

The main phases of the project were split into three segments:

- 1. Identifying the parameters to simulate, benchmarks to be run, and receiving performance output data from the simulator
- 2. Storing only the required simulator output data in an online database
- 3. Designing a website to access the database and display simulator output data to users




Figure 1. Data Flow Block Diagram

cture Explorer	Sector Sector
Cordell Mazzetti, Jackson Schilling	Ex.
7	

	#1 Simulation 2	#2 Simulation 3 $(\leftrightarrow) \odot (\textcircled{1}, \textcircled{3}) + (remove)$	#3 Simulation 3
	Log Scale	Log Scale	C Log Sca Simulation 50,000,000
+	0.25	0.7 0.6 0.5 0.4 0.3	40,000,000 30,000,000 20,000,000 10,000,000
	131072 524288 2097152 I2_size	0.2 0.1 0 8192 32768 131072	0 L1doverallHits L1doverallMisses L1doverallAccesses
	PROCESSOR Processor parameters ipc Add Metric	L2	Core Type BaseO3CPU L1D Size L2 Size
3/10	Metrics: ipc	L2 parameters L2overallMissRate Add Metric	Branch Predictor Type TAGE Number of ROB Entries Number of Physical
The	Sweep Metric:	Metrics: L1doverallMissRate, L2overallMissRate	Integer Registers FU List 0 Count FU List 1 Count
B	Core Type BaseO3CPU L1D Size B192 B3192 B319 B3192 B319 B3192 B319 B319 B319 B319 B319 B319 B319 B319	Sweep Metric: IId_size Core Type BaseO3CPU	Get Simulation
	Branch Predictor Type LocalBP Number of ROB Entries	L1D Size L2 Size Branch Predictor Type LocalBP	Notes
\bigcap	Integer Registers FU List 0 Count FU List 1 Count	Number of ROB Entries Number of Physical Integer Registers	
Ċ	Get Simulation	FU List 0 Count 1 FU List 1 Count 1	
	Notes	Get Simulation	

Figure 2. Website

Design Solution

The SPEC CPU 2017 benchmark was selected since it is an industry standard.

The parameters were chosen based on what is learned in the class that this tool is meant to be used alongside.

The gem5 simulator was chosen due to its flexibility and previous use in research.

Valgrind and SimPoint were used to create checkpoints from SPEC for detailed simulation.

These checkpoints were simulated varying across each value of each parameter to create the database of results, which was stored using MongoDB due to its ease of use and familiarity.

The website is structurally sound using a single frontend web server which interfaces with the database. It was built with flexibility and simplicity in mind for the user.



The University of Texas at Austin Chandra Department of Electrical and Computer Engineering Cockrell School of Engineering




Figure 3. Simulation Parameter Data Graphing

Testing and Evaluation

Thorough testing was performed on all three major phases of the project:

Simulator

- Customizability
- Simulation Speed

Database

- Access Efficiency
- Correct Data Storage
- Correct Data Reads

Website

- Unit Testing
- Edge Case Testing

Conclusion

The final product was a helpful online tool for students to view and compare simulations. Possible future work would include adding more parameter and benchmark options, simulator data outputs, and visual aids.









